Abstract-Parasitic inductances caused by the package of semiconductor devices in power converters, are limiting the switching speed and giving rise to higher switching losses than necessary. In this study a half-bridge planar power module with Silicon Carbide (SiC) MOSFET bare dies was designed and manufactured for ultra-low parasitic inductance. The circuit structure was simulated and the parasitic inductances were extracted from ANSYS-Q3D. The values were then fed into LT-Spice to simulate the electrical behavior of the half-bridge. The experimental and simulation results were compared to each other and were used to adjust and easily extend the simulation model with additional MOSFETs for higher current capability. It was shown that the proposed planar module, with four parallel SiC MOSFETs at each position, is able to switch 600V and 400A during 40 and 17ns with E ON and E OFF equal to 3.1 and 1.3mJ, respectively. Moreover, unlike the commercial modules, this design allows double-sided cooling to extract the generated heat from the device, resulting in lower operating temperature.
I. INTRODUCTION
Efforts have been put into development of fast switching speed in power electronics [1] - [4] . Among others, this may be done by adding different components to the circuit, proposing turn-on/off strategies [5] , [6] , suggesting gate-driver circuits [7] , [8] , or by using new device-and package-structures [9] , [10] . The fundamental issue regarding switching time in power semiconductor devices is the parasitic inductance of the circuit board and the package of the device itself. The parasitic inductance increases the rise-and fall times, which in turn increase the switching losses and also limit the switching frequency. Furthermore, the inductance together with the capacitance in the circuit cause overshoots and oscillations which also give rise to additional losses and thereby higher junction temperature and accelerated component aging. The impact of the parasitic inductance in power converters as well as new packages and in power modules, with low parasitic inductance, has been studied and presented in [11] - [16] .
Silicon Carbide (SiC) metal-oxide semiconductor field-effect transistors (MOSFETs) have been developed rapidly during the last decade. SiC MOSFETs have magnificent characteristics such as low input capacitance, very low ON-state resistance and capability of operation at high temperature and frequency. However, the commercially available SiC MOSFET modules are packaged using technology developed for silicon insulated gate bipolar transistors (IGBTs) featuring only single-side cooling and high parasitic inductance. In order to extensively take advantage of SiC MOSFETs, new double-side cooled packages with ultra-low inductance are required. In order to eliminate the parasitic inductances, the regular package of the device may completely be excluded.
In this investigation, a planar power module with four SiC MOSFET bare dies, directly connected to two printed circuit boards (PCBs), was designed and manufactured. The power module was formed as a half-bridge where two chips were placed in parallel at each position, and the upper and lower switches were connected to two separate gate drivers. Wolfspeed's CPM2-1200-0025B (1.2 kV & 98 A & 25 mΩ) was used as SiC MOSFETs in the module.When the functionality of the module was verified the module was exposed to a double-pulse test (DPT). Later on, the measurement results were used to refine and obtain an accurate model of the structure. The new simulation model was then used to expand the module with additional bare dies to increase the current capacity. The manufactured module as well as the expanded model has extremely low parasitic inductances which enables fast switching speed and low losses. A similar concept was reported in an earlier study where a module was set up as a DC/DC converter with low voltage and current(15 V & 1 A) [17] . In Section II the structure and the test procedure of the module as well as the experimental results are presented. The parasitic components from the structure extracted from ANSYS Q3D were simulated in LT-Spice and the results are presented in Section III followed by a presentation of the proposed planar module, extended with four chips in Section IV. Section V presents the results showing the waveforms and switching times of the proposed extended module. Finally, in Section VI conclusions are drawn.
II. CONCEPT AND MEASUREMENTS
The package of a MOSFET and interconnections to its substrate create internal and external parasitic elements such as inductances and capacitances. Figure 1 shows a model of a power MOSFET where internal parasitic elements due to the package of the device and external parasitic elements due to the outside circuits, are shown. In order to reduce the parasitic inductances, the chip (bare die) of the MOSFET may directly be attached to a substrate where other components such as gate-drive circuits operate. By excluding the wire-bonds and leads of the package, part of the total parasitic elements will decrease. A half-bridge module as seen in Fig. 2 was considered. It may be designed with Wolfspeed's CPM2-1200-0025B bare dies. The structure, the size of the bare die pads, and the type of the substrate (FR4) were drawn in a simulation software (ANSYS Q3D) to determine the parasitic elements of the module. Part of the simulated structure, drawn in ANSYS Q3D and the size of the bare die can be seen in Fig. 3 . The dies were placed and sandwiched between two PCBs to create connections between the two sides of the dies, as shown in Fig.  4 . PCB 1 is the main substrate where the gate-drive circuits and other necessary components are placed. The connections to the Drain pads are also placed on PCB 1. The purpose of PCB 2 is to create connections to the Source and Gate pads and thereby connect them to PCB 1 via connectors, see Figs. 3 and 5 . The entire manufacturing procedure and more details about the structure is described in [18] . The parasitic elements could be determined and extracted from ANSYS Q3D. The values are listed in Tables I and II which confirm that the structure exhibits extremely low inductances. According to the simulations in ANSYS Q3D, the parasitic inductance (L stray ) of the module is approximately 0.659 nH which is approximately 96 % lower than most commercial 1.2 kV half-bridge modules. The low parasitic inductances, as seen in Table I , enable fast switching speed. Since, FR4 has a relatively large thermal resistance it would not be able to extract any significant amount of heat from the chips. In order to generate the lowest possible heat power a regular DPT-setup was configured, see Fig. 6 . The low-side MOSFETs act as freewheeling path where the current passes through their channels. The first applied pulse was 6 µs and the second one was 2.5 µs long. Two identical isolated gate drivers were employed to drive the MOSFETs with an external Rg=10 Ω. The gate voltages varied between -3 and +15 V. An inductor (30 µH) was connected in parallel to the low-side switches and the applied voltage was increased stepwise and at 400 V a current of 75 A was flowing through the switches. The components used in the planar module are listed in Table III and measurement results are presented in Fig.  7 and Fig. 8 . As seen in these figures, there is one overshoot in V DS reaching just above 500 V and no significant oscillations during the turn-off instant can be observed. The rise time of V DS was measured to approximately 23 ns. During the turn-on, no oscillation can be observed and the turn-on time was measured to approximately 60 ns. The air gap and windings were changed during the experiment to adjust the current Fig. 6 . The figure shows the planar module and the test setup. The gate signals were generated by a digital signal processor (DSP) and were sent directly to two separate digital isolators, acting as gate drivers. The gate signals, V DS and inductor current were measured and studied on the oscilloscope. In order to measure the signals, an Agilent Technologies (MSO7104A) oscilloscope was used. Voltages were measured by isolated differential probes and the inductor current was measured by a Rogowski Current Transducer (CWT). Since the switch current flows through the copper plate (35 µm x 10 mm) on a 2 mm PCB, using Rogowski probe would not give an accurate current measurement. Therefore, only the inductor current was measured during the test, see Fig. 7 and Fig. 8 .
III. SIMULATIONS
Results from the experiment were collected and studied in order to create an accurate model of the structure in the simulation software LT-Spice. The parasitic components obtained from ANSYS Q3D and the model of the switches, provided by Wolfspeed, were integrated into LT-Spice. The developed model of the manufactured planar power module in LT-Spice can be seen in Fig. 9 . Additional parasitic elements, for instance capacitances which were excluded in ANSYS Q3D, were added into this model in order to match the simulation and experimental results. The capacitances C1-C4 are produced because of the two parallel PCBs close to each other. The values of these capacitances are adjusted to resemble the measurement results. Also other parasitic elements like L trace H, L trace L and R cont 1 etc. were estimated and added into the model. Simulation results based on the developed model can be found in Fig. 10 . When adjusting the parasitic components, the focus has been on the fall-and rise times, the amplitude of the overshoot and the frequency of the oscillations of V DS as well as the inductor current level and waveforms.
IV. PROPOSED AND EXPANDED MODEL OF THE PLANAR POWER MODULE
The obtained model in Fig. 9 represents the manufactured planar power module in Figs. 5 and 6, verified by experiments and simulations. Since the total inductance of a copper trace decreases by increased width, a module with additional number of bare dies connected in parallel may be designed. By adding additional bare dies, the width of traces will increase and as result, a lower Drain-to-Source parasitic inductance as well as higher current capability will be obtained. Therefore, the model in Fig. 9 was expanded with two additional bare dies (totally four bare dies in parallel at each position). The new module with four bare dies would manage 400 A. A sketch of the proposed expanded model can be seen in Fig. 11 . In real applications, the substrates of the proposed module must have a low thermal resistance to conduct the generated heat to the heat sink. For this purpose ceramic substrates and heat sinks on both sides (double-sided cooling) may be used. In this structure, the same gate signal goes to the up-side (or low-side) MOSFETs through one and the same trace. Therefore, in the model it is assumed that the inductance of the gate trace increases by the previous value plus 1.2 times (worst case) the initial value, which is 3.47 and 2.37 nH for the upper and lower positions, respectively. Fig. 11 . The proposed structure of the power planar module with four parallel SiC MOSFETs at each position. Unlike regular power modules, the proposed planar module can be cooled from both sides.
The schematic diagram of the proposed module including the parasitic elemets used in LT-Spice is presented in Fig.  12 . In this model the values of the parasitic capacitances, caused by the traces, were increased since the area of traces is increased twofold compared to the previous design. Other parasitic elements were kept fixed as in the design with two MOSFETs. The model of the proposed extended module was then simulated in LT-Spice and the results are presented in Fig.  13 and Fig. 14.   Fig. 12 . Schematic diagram of the expanded model of the planar module in Fig. 9 with four SiC MOSFETs bare dies (CPM2-1200-0025B) at each position. This model was used for simulation in LT-spice in order to predict the behavior of the expanded model at V DS =600 V and I D =400 A.
V. RESULTS
The simulation was based on the DPT with the same pulse length as used in the experiment. The value of the inductance was adjusted to 7 µH to increase the switch current to approximately 400 A (100 A/switch). Figure 13 shows the gate signals of the upper and lower switches, V DS , and the current as well as the power losses of the upper switches during the entire simulation time (15 µs) . Figure 14 shows the same signals zoomed into the switching instants. As seen in these figures the proposed module shows extremely good properties with fast switching times (17.2 and 40.7 ns), and very low oscillations in voltage with an overshoot to approx. 850 V, which is 250 V over the input voltage.
In order to be able to compare the results with commercial modules an external resistance Rg=2.5 Ω was used in the simulation. However, by adding a larger gate resistance and decreasing the switching speed, the overshoot and oscillations in V DS will reduce. Turn-on (E ON ) and turn-off (E OFF ) energies were, according to IEC 60747-8-4, calculated to approximately 3.1 and 1.3 mJ respectively. Most commercial half-bridge modules with 1.2 kV blocking voltage and 400 A current capability have switching energy losses of approximately 11-13 mJ. In other words, the proposed power module has approximately 63 % lower switching losses at 600 V & 400 A than for instance CAS300M12BM2 from Wolfspeed. The result from this study may be summarized in Table  IV where a selection of parameters of the proposed module was compared to a commercial module from Wolfspeed. It is assumed that 1 mm thickness ceramic is used as substrate material for the proposed module in this comparison. The lower switching losses and the possibility of double-sided cooling in the proposed module will result in lower operating temperature, extended life time of the module and increased power density. 
VI. CONCLUSION
A half-bridge planar power module with two SiC MOSFET bare dies, with very low parasitic inductances was designed, built and tested. The module was exposed to a double-pulse test and at 400 V&75 A, the rise and fall times were measured to 23 and 60 ns, respectively. Later on, an accurate simulation model of the module was developed and it was adjusted to resemble the experimental results. The model was then expanded with two additional MOSFETs at each positions for higher current capacity. Simulation results showed that the proposed module has approximately 63 % lower switching energy losses than most commercial modules. From the simulation results, E ON and E OFF were measured to 3.1 and 1.3 mJ, respectively. An overshoot and some minor oscillations were observed in V DS and I D in the double-pulse simulations at 600 V and 400 A. A possible reason for the oscillations is the increased parasitic capacitances in this structure compared to the structure with only two bare dies at each position. The Gate-Drain parasitic capacitance in this structure may have a similar effect as the Miller capacitance. It should be noted that in real applications the distance between substrate 1 and 2 has to be filled in order to handle the electric fields and improve the mechanical and thermal properties. However, the filler material will probably increase the parasitic capacitances, which especially may cause issues if it appears between Gate and Drain of the MOSFETs. A solution to this problem may be to employ a multilayer substrate where the gate trace is placed inside substrate 2 in order to increase the distance between the Gate and Drain traces.
